

CLAIMS

Having thus described our invention, what we claim as new and desire to secure by Letters Patent is:

- 1 1. A method of forming a field effect transistor comprising the
2 steps of:
 - 3 selecting a substrate of single crystal semiconductor material,
 - 4 forming a first sacrificial layer on said substrate,
 - 5 forming a metal layer on said first sacrificial layer, said metal
6 layer including material suitable for forming a Schottky metal-to-
7 semiconductor barrier and having a selected work function,
 - 8 forming an insulating layer over said metal layer,
 - 9 forming a gate opening in said insulating layer and said metal
10 layer,
 - 11 heating said substrate, first sacrificial layer and said metal
12 layer above a selected temperature for a time period to react said
13 metal layer and said sacrificial layer to form a Schottky metal-to-
14 semiconductor barrier on said substrate,

15 removing said sacrificial layer in said gate opening to expose said
16 substrate,

17 forming a gate dielectric on said substrate in said gate opening
18 and over the sidewalls of said opening,

19 forming a conductive layer on said gate dielectric in said gate
20 opening, and

21 patterning said conductive layer to define a gate electrode,

22 said Schottky metal barrier on opposite sides of said gate
23 electrode corresponding to the source and drain of said field
24 effect transistor.

1 2. The method of claim 1 wherein said step of selecting said
2 single crystal semiconductor material includes the step of
3 selecting from the group consisting of GaAs, InGaAs, InP,
4 $\text{In}_{1-x}\text{Ga}_x\text{As}_y\text{P}_{1-y}$, Si and SiGe.

1 3. The method of claim 1 wherein said step of forming a first
2 sacrificial layer includes the step of selecting from the group
3 consisting of GaAs, InGaAs, InP, $\text{In}_{1-x}\text{Ga}_x\text{As}_y\text{P}_{1-y}$, Si and SiGe.

1 4. The method of claim 1 wherein said step of forming a metal
2 layer includes the step of selecting from the group consisting of
3 Co, Ni, Pd, Pt, Rh, Ta, Ti and W.

1 5. The method of claim 1 wherein said step of forming a metal
2 layer includes the step of forming a titanium layer and wherein
3 said step of heating includes heating to a temperature above 700°C.

1 6. The method of claim 1 wherein said step of forming a metal
2 layer includes the step of forming a platinum layer and wherein
3 said step of heating includes heating to a temperature above 250°C.

1 7. The method of claim 1 wherein said step of forming a first
2 sacrificial layer includes the step of forming a silicon germanium
3 layer and wherein said step of heating includes heating to a
4 temperature to form metal silicide and metal germanide to provide
5 a Schottky barrier to the semiconductor substrate.

1 8. The method of claim 1 further including the step of forming
2 source and drain contacts to said Schottky metal barrier on
3 opposite sides of said gate electrode and wherein said step of
4 forming a conductive layer includes forming said conductive layer

5 (on said sidewalls of said opening.

1 9. A field effect transistor comprising:

2 a semiconductor substrate,

3 two spaced apart Schottky metal semiconductor compound regions
4 forming a source and drain and defining a channel there between,

5 a first dielectric layer on said source and drain adjacent said
6 channel,

7 a gate dielectric layer on said channel, and

8 a conductive layer on said gate dielectric to form a gate.

1 10. The field effect transistor of claim 9 wherein said metal
2 semiconductor compound regions are selected from the group
3 consisting of metal silicide, metal germanide, mixtures of metal
4 silicide and metal germanide, and metal arsenide.

1 11. The field effect transistor of claim 9 wherein said conductive
2 layer extends over said first dielectric layer to reduce the
3 resistance of said gate.

1 12. The field effect transistor of claim 9 wherein said conductive
2 layer extends over said first dielectric layer over a portion of
3 the source and drain to form a T-shaped gate.

1 13. A method of forming a field effect transistor comprising the
2 steps of:

3 selecting a substrate of single crystal semiconductor material,

4 forming a first layer of heavily doped semiconductor material
5 compositionally different from said substrate to provide a
6 different etching rate with respect to said substrate,

7 forming a second insulating layer,

8 forming an opening in said first and second layers for a gate,

9 forming a gate dielectric on said substrate in said opening and
10 over the sidewalls of said opening,

11 forming a conductive layer on said gate dielectric in said gate
12 opening and on said sidewalls of said opening, and
13 patterning said conductive layer to define a gate electrode,
14 said first layer on opposite sides of said gate electrode
15 corresponding to the source and drain of said field effect
16 transistor.

1 14. The method of claim 13 wherein said step of selecting said
2 single crystal semiconductor material includes the step of
3 selecting from the group consisting of GaAs, InGaAs, InP,
4 $\text{In}_{1-x}\text{Ga}_x\text{As}_y\text{P}_{1-y}$, Si and SiGe.

1 15. The method of claim 13 wherein said step of forming a first
2 layer includes the step of forming a single crystal layer.

1 16. The method of claim 13 wherein said step of forming a first
2 layer includes the step of forming a polycrystalline layer.

1 17 The method of claim 13 wherein said step of forming a first
2 layer includes the step of selecting from the group consisting of

3 GaAs, InGaAs, InP, $\text{In}_{1-x}\text{Ga}_x\text{As}_y\text{P}_{1-y}$, Si and SiGe.

1 18. The method of claim 13 wherein said step of forming a second
2 layer includes the step of selecting from the group consisting of
3 silicon dioxide and silicon nitride.

1 19. The method of claim 13 wherein said step of forming a
2 conductive layer includes the step of forming over said insulating
3 layer and wherein said step of patterning includes defining a gate
4 electrode that extends on said sidewalls and over said insulating
5 layer.

1 20. The method of claim 19 wherein said step of patterning
2 includes defining a gate electrode that extends on said sidewalls
3 and over said insulating layer over a portion of said source and
4 drain to form a T-shaped gate.

1 21. The method of claim 13 further including the step of forming
2 source and drain contacts to said first layer on opposite sides of
3 said gate electrode.

1 22. A field effect transistor comprising:
2 a semiconductor substrate,
3 two spaced apart heavily doped semiconductor regions on said
4 semiconductor substrate forming a source and drain and defining a
5 channel in said substrate there between, said semiconductor regions
6 compositionally different from said substrate to provide a
7 selective etching rate for forming said spaced apart regions,
8 a first dielectric layer on said source and drain adjacent said
9 channel,
10 a gate dielectric layer on said channel and on the sidewalls, and
11 adjacent said channel on said two spaced apart semiconductor
12 regions, and
13 a conductive layer on said gate dielectric over said channel
14 forming a gate.

1 23. The field effect transistor of claim 22 wherein said heavily
2 doped semiconductor regions include SiGe alloy. Composition not
3 an alloy

1 24. A method of forming a field effect transistor comprising the
2 steps of:

3 selecting a substrate of single crystal semiconductor material,

4 forming a metal layer on said substrate, said metal layer including
5 material suitable for forming a Schottky metal-to-semiconductor
6 barrier and having a selected work function,

7 forming an insulating layer over said metal layer,

8 forming a gate opening in said insulating layer to expose said
9 metal layer,

10 heating said metal layer in said gate opening above a selected
11 temperature for a time period in a gaseous ambient to react said
12 metal layer and constituents in said gaseous ambient to form a gate
13 dielectric in said gate opening on said substrate,

14 forming a conductive layer on said gate dielectric in said gate
15 opening, and

16 patterning said conductive layer to define a gate electrode,

17 said Schottky metal-to-semiconductor barrier on opposite sides of
18 said gate electrode corresponding to the source and drain of said

19 field effect transistor.

1 25. The method of claim 24 wherein said step of selecting said
2 single crystal semiconductor material includes the step of
3 selecting from the group consisting of silicon and silicon
4 germanium.

1 26. The method of claim 24 wherein said step of forming a metal
2 layer includes the step of selecting from the group consisting of
3 Co, Ni, Pd, Pt, Rh, Ta, Ti and W.

1 27. The method of claim 24 wherein said step of forming a metal
2 layer includes the step of forming a titanium layer and wherein
3 said step of heating includes heating in a gaseous ambient
4 including oxygen.

1 28. The method of claim 24 wherein said step of heating includes
2 heating in a gaseous ambient selected to react with said metal of
3 said metal layer to form a dielectric material.

1 29. The method of claim 1 wherein said step of heating includes
2 heating to a temperature to form a Schottky metal semiconductor
3 compound with the material of said substrate.

1 30. A field effect transistor comprising:

2 a semiconductor substrate,

3 two spaced apart metal-semiconductor compound regions forming a
4 source and drain and defining a channel there between,

5 a first dielectric layer on said source and drain adjacent said
6 channel,

7 a gate dielectric layer of local reacted metal of said metal used
8 in said metal-semiconductor compound regions on said channel, and

9 a conductive layer on said gate dielectric to form a gate.

1 31. The field effect transistor of claim 30 wherein said
2 conductive layer extends over said first dielectric layer to reduce
3 the resistance of said gate.

1 32. The field effect transistor of claim 30 wherein said
2 conductive layer extends over said first dielectric layer over a
3 portion of the source and drain to form a T-shaped gate.

1 33. The field effect transistor of claim 30 wherein said gate
2 dielectric layer includes TiO_2 .

1 34. A method for making an FET comprising:
2 selecting a semiconductor substrate, having a layer of dielectric
3 thereon,
4 etching a gate window in said layer of dielectric exposing said
5 substrate,
6 selectively growing germanium on said substrate in said gate window
7 wherein no germanium has grown on said layer of dielectric,
8 using the germanium as a mask, implanting shallow regions of dopant
9 ions to form the source and drain,
10 removing said germanium,
11 forming a gate oxide in said gate window,

12 forming a layer of conductive material on said gate oxide and on
13 said layer of dielectric, and
14 patterning said layer of conductive material to form a gate.

1 35. A method for making an FET comprising:

2 selecting a semiconductor substrate, having a layer of dielectric
3 thereon,

4 etching a gate window in said layer of dielectric exposing said
5 substrate,

6 forming a layer of resist on said layer of dielectric and on said
7 exposed substrate in said gate window, exposing and developing said
8 resist to remove resist from said gate window to expose said
9 substrate,

10 forming a blanket layer of titanium over said resist and on said
11 exposed substrate in said gate window,

12 removing the remainder of said resist and titanium on said resist,

13 using the titanium as a mask, implanting shallow regions of dopant
14 ions to form the source and drain,

15 removing said titanium,
16 forming a gate oxide in said gate window,
17 forming a layer of conductive material on said gate oxide and on
18 said layer of dielectric, and
19 patterning said layer of conductive material to form a gate.

C

1 36. The method of claim 13 further including the step of forming
2 an epitaxial layer of second semiconductor material on said
3 substrate in said opening to provide a raised channel above said
4 substrate prior to said step of forming a gate dielectric.